

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office

Address:	COMMISSIONER FOR PATENTS
	P.O. Box 1450
	Alexandria, Virginia 22313-1450
	www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/717,955	11/20/2003	Ha C. Vu	08211/0200374-US0 9020		
38845 75	590 12/01/2004	EXAMINER			
DARBY & D.		NGUYEN, HAI L			
P.O. BOX 5257 NEW YORK, NY 10150-5257			ART UNIT	PAPER NUMBER	
1.2 101,			2816		

DATE MAILED: 12/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

			_		$l \sim l \sim$		
		Application	No.	Applicant(s)	AC		
Office Action Summary		10/717,955		VU, HA C.			
		Examiner		Art Unit			
		Hai L. Nguy		2816			
Period fo	The MAILING DATE of this communication ap or Reply	opears on the c	over sheet with the c	orrespondence ad	dress		
THE I - Exter after - If the - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a re period for reply is specified above, the maximum statutory perior re to reply within the set or extended period for reply will, by statu- tely received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event ply within the statuto d will apply and will e tte, cause the applica	h, however, may a reply be timely minimum of thirty (30) daysexpire SIX (6) MONTHS from ation to become ABANDONE	nely filed s will be considered timel the mailing date of this co D (35 U.S.C. § 133).			
Status							
1)⊠	Responsive to communication(s) filed on 17	September 20	04.				
·		is action is nor					
3)□	Since this application is in condition for allowed	ance except fo	or formal matters, pro	secution as to the	e merits is		
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
5)□ 6)⊠ 7)□	<ul> <li>✓ Claim(s) 1-4,6-15 and 17-20 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>☐ Claim(s) is/are allowed.</li> <li>✓ Claim(s) 1-4,6-15 and 17-20 is/are rejected.</li> <li>☐ Claim(s) is/are objected to.</li> <li>☐ Claim(s) are subject to restriction and/or election requirement.</li> </ul>						
Applicati	on Papers						
10)⊠	The specification is objected to by the Examination The drawing(s) filed on 20 November 2003 is Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 2015.	/are: a)⊠ acc e drawing(s) be ection is required	held in abeyance. See	e 37 CFR 1.85(a). jected to. See 37 Cl	FR 1.121(d).		
Priority u	ınder 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachment	• •		_				
2)  Notice 3)  Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date <u>9/17/2004</u> .	<sub>B)</sub> 5	Interview Summary Paper No(s)/Mail Da  Notice of Informal P  Other:	ate	D-152)		

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-3, 6, 7, and 9-15 are rejected under 35 U.S.C. 102(b) as being anticipated by Razavi (RF MICROELECTRONICS, Prentice Hall Communications Engineering and Emerging Technologies Series, Chapter 8, pp 270-271, 1997).

With regard to claims 1 and 10, Razavi discloses in Figs. 8.27 & 8.28 a circuit for dividing periodic input pulses by a preset integer M, and a method of use thereof, comprising a dual modulus prescaler (Prescaler) arranged to receive periodic input pulses (fin) and to count the received input pulses for generating prescaled pulses, wherein one prescaled pulse is generated for every Qth input pulse, wherein Q is a division modulus having a value depending on a value of a modulus control signal, wherein when a prescaled pulse is generated from a selected input pulse, the modulus control signal is ignored at least until the onset of a next input pulse is received (see page 270, 3<sup>rd</sup> paragraph); and a swallow counter (Swallow Counter) arranged to change the modulus control signal (Modulus Control) to a different value in response to the prescaler receiving every Mth input pulse (see page 270, 2<sup>nd</sup> paragraph), wherein M is a preset integer; and a program counter to generate a reset signal in response to the prescaler receiving the Mth input pulse, and wherein the swallow counter changes the modulus control signal in response to the reset signal (see page 270, 3<sup>rd</sup> paragraph).

With regard to claims 2, 3, 11-14, the reference also meets the recited limitations in these claims (see page 270, 1<sup>st</sup> & 2<sup>nd</sup> paragraphs).

With regard to claims 6 and 15, a frequency/phase detector (PD) arranged to receive a divided down signal generated in response to the prescaler receiving the Mth input pulse, and to output a synchronized signal in response to the divided down signal (see page 270, 1<sup>st</sup> & 2<sup>nd</sup> paragraphs), and a fast clock generator (VCO) to generate a fast clock signal (fout) from the synchronized signal, and wherein the input pulses are derived from the fast clock signal.

With regard to claim 7, the program counter (Program Counter) is adapted to generate the reset signal (Reset) in response to receiving a prescaled pulse that corresponds to the prescaler receiving the Mth input pulse (also see page 270, 2<sup>nd</sup> & 3<sup>rd</sup> paragraphs).

Claim 9 is similarly rejected; note the above discussion with regard to claims 1 and 10.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 4, 8 and 17-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Razavi in view of Sudjian (US Pat. 6,737,899).

With regard to claim 4, the above discussed circuit of Razavi meets all of the claimed limitations except for the limitation that Razavi does not disclose the prescaler in details.

Sudjian teaches in Fig. 10 a prescaler circuit (1030) including an OR gate (1034c) for ORing the

Art Unit: 2816

modulus control signal (MODE) with another signal. Therefore, it would have been obvious to one of ordinary skill in the art to implement the prescaler circuit taught by Sudjian with the prior art (Figs. 8.27 & 8.28 of Razavi) in order to meet the specific condition of the particular application.

With regard to claim 8, the above discussed circuit of Razavi meets all of the claimed limitations except for the limitation that Razavi does not disclose the prescaler being initialized. Sudjian teaches in Figs. 9A-9B a prescaler circuit (910) being initialized by to particular values when a prescaled pulse is generated (column 11, lines 1-35). Therefore, it would have been obvious to one of ordinary skill in the art to implement that initialization process taught by Sudjian with the prior art (Figs. 8.27 & 8.28 of Razavi) in order to reset the prescaler at a predetermined values, including when a Power On Reset is performed.

With regard to claim 17, the above discussed circuit of Razavi meets all of the claimed limitations except for the limitation that Razavi does not disclose the prescaler in details such as the state variables are encoded in signals generated by logical devices. Sudjian teaches in Fig. 9A a prescaler circuit having the state variables are encoded in signals generated by logical devices (912-918). Therefore, it would have been obvious to one of ordinary skill in the art to implement the prescaler taught by Sudjian with the prior art (Figs. 8.27 & 8.28 of Razavi) in order to generate the state variables in order to meet the specific condition of the particular application.

Claims 18 and 19 are similarly rejected; note the above discussion with regard to claims 4 and 8.

With regard to claim 20, the above discussed circuit of Razavi meets all of the claimed limitations except for the limitation that Razavi does not disclose the prescaler in details how the vector (output signal of Prescaler) is made such as from state variables D2, D1, D0. Sudjian teaches in Figs. 9A & 10 a prescaler circuit having the vector that is made in different ways. Therefore, it would have been obvious to one of ordinary skill in the art to implement that teaching of Sudjian with the prior art (Figs. 8.27 & 8.28 of Razavi) in order to generate the vector of the prescaler with a certain combination in order to meet the specific condition of the particular application.

### Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai L. Nguyen whose telephone number is 571-272-1747 and Right Fax number is 571-273-1747. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The official fax phone number for the organization where this application or proceeding is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 571-272-1562.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

Art Unit: 2816

applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

November 19, 2004

/ TIMOTHY P. CALLAHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800